

PCT / IB 0 3 / 0 5 0 9 4



Europäisches
Patentamt

European
Patent Office


Office européen
des brevets

11 NOV 2003

Bescheinigung

Certificate

Attestation




Die angehefteten Unterla-
gen stimmen mit der
ursprünglich eingereichten
Fassung der auf dem näch-
sten Blatt bezeichneten
europäischen Patentanmel-
dung überein.

The attached documents
are exact copies of the
European patent application
described on the following
page, as originally filed.

Les documents fixés à
cette attestation sont
conformes à la version
initialement déposée de
la demande de brevet
européen spécifiée à la
page suivante.

Patentanmeldung Nr. Patent application No. Demande de brevet n°

02292935.0



Der Präsident des Europäischen Patentamts;
Im Auftrag

For the President of the European Patent Office

Le Président de l'Office européen des brevets
p.o.

R C van Dijk



Anmeldung Nr:
Application no.: 02292935.0
Demande no:

Anmeldetag:
Date of filing: 27.11.02
Date de dépôt:

Anmelder/Applicant(s)/Demandeur(s):

Koninklijke Philips Electronics N.V.
Groenewoudseweg 1
5621 BA Eindhoven
PAYS-BAS

Bezeichnung der Erfindung/Title of the invention/Titre de l'invention:
(Falls die Bezeichnung der Erfindung nicht angegeben ist, siehe Beschreibung.
If no title is shown please refer to the description.
Si aucun titre n'est indiqué se référer à la description.)

Chip integrated protection means

In Anspruch genommene Priorität(en) / Priority(ies) claimed / Priorité(s)
revendiquée(s)
Staat/Tag/Aktenzeichen/State/Date/File no./Pays/Date/Numéro de dépôt:

Internationale Patentklassifikation/International Patent Classification/
Classification internationale des brevets:

G06F1/00

Am Anmeldetag benannte Vertragsstaaten/Contracting states designated at date of
filing/Etats contractants désignées lors du dépôt:

AT BE BG CH CY CZ DE DK EE ES FI FR GB GR IE IT LI LU MC NL PT SE SK TR

Field of the invention

This invention relates to a chip for processing content, comprising at least a microprocessor. The invention particularly concerns chips intended to be embedded in devices designed to recover from a media a content to be protected. The invention also relates to a device wherein
5 such a chip is embedded. The invention also relates to a method to protect such a chip according to the invention.

Background of the Invention

In known devices dedicated to a content processing, said content needed to be protected, security of said content is generally controlled by means external to the chip that process the
10 content, called main chip in the following. Such external security means include smart card systems as, for example, described in document EP1150506. The advantage of such external security means is that they provide a good flexibility of the protection of the device.

Nevertheless, in this document, the chip that includes the content processing means, and consequently the core of the system, is not protected by itself. Connectors intended to be used to
15 connect external elements like, for example, a bus for testing the chip, can serve to take control of the content processing means. Thus, the processed content is accessible and is no more protected. Moreover, separation between main chip and security elements implies that communications between the both can be eavesdropped. Moreover, security means proposed in the state of the art are expensive and require supplementary manufacturing steps to be
20 implemented in devices.

Summary of the Invention

It is an object of the present invention to solve all the above-mentioned drawbacks. It is another object of the invention to propose low price secured devices.

This is achieved with a chip as claimed in one of the claims 1 to 8, and with a device as
25 claimed in claim 9 or 10. A chip according to the invention includes an integrated non-volatile programmable memory for storing protection data and protected data, said protection data being intended to be used for authorizing/denying access to said protected data by said microprocessor under execution of a program.

The insertion of such a non-volatile programmable memory inside the chip that includes the
30 processing means allows to provide an integrated protection for different features of said chip. An access by said microprocessor can be in writing or reading. The invention enables flexible security means to be implemented in a very simple and low cost direct way in a main chip. In a first embodiment, protected data define features of said chip and said microprocessor is authorized or not to make an access in writing or in reading to said protected data. For example, such a
35 feature can be a connection to external elements like, for example, a bus for testing the chip. The invention then allows to avoid that such a connection serves to take control of the microprocessor. The microprocessor requiring an access to protected data has a program that

makes it check if protection data authorize or deny said access. If several microprocessors are present in said chip, each of them has its own protection data for its own access to protected data. As protection may provide different kinds of protection and protected data may correspond to several kinds of feature for said chip, the invention then allows a great diversity of protections.

5 In the following, several embodiments are proposed according to the principles of the invention.

Advantageously, protection data are only modifiable so as to increase the protection. Thus, it is no more possible to make an access to a protected data as soon as protection data has been modified in order to deny it.

10 According to a first embodiment of the invention, each value that can be taken by said protection data has a specific meaning for the program of said microprocessor: access to given protected data authorized or denied or authorized under condition. Thus, an advantageous implementation proposes that protection data include a password, said access being authorized/denied through a password check.

15 The first embodiment can be used for protected data including data to activate/deactivate optional feature of the chip. Such an optional feature can be a connection intended to be connected to an external device for downloading program and/or data from said external device. Such an optional feature can be an external boot program for said microprocessor, said external boot program including instructions for downloading a new boot program for said microprocessor from an external memory. Such optional feature can be any feature that can be advantageously
20 activated/deactivated in a chip. Consequently, this first embodiment enables the customization of features of the chip.

25 According to a second embodiment of the invention, protection data include a value defining an address limit under which address limit of said non-volatile memory stored data are protected data and access to such protected data is denied. In this embodiment, protection data constitute a limit for the program of said microprocessor from which access is denied. Advantageously, protection can only be increased and said value is then only modifiable to be increased.

30 In an application of this second embodiment, protected data include programs and data dedicated to the functioning of a conditional access dedicated microprocessor. Said conditional access dedicated microprocessor is intended to interact with security data present in the content processed by said chip as known in the state of the art. Consequently, principles according to the invention allow the implementation of security means inside the main chip by allowing the protection of program and data inside the main chip itself. Such security means can be similar to the ones present on smart card chips.

35 Any downloaded program and data of several kinds: boot program, conditional access program... can also be protected according to this second advantageous embodiment.

The invention then enables such a chip to be protected as hackers would not be able to listen communications between said microprocessor and security elements present on the chip as these security elements will be implemented in the chip itself.

The invention also relates to a device intended to recover a content from a media and to process said content, said device including a connection to said media and a chip as described hereinabove. Advantageously, said device is intended to process encrypted video/audio data.

The invention also relates to a method for obtaining a protected chip including at least a microprocessor, said method using a chip including at least an integrated non-volatile programmable memory, called non-volatile memory, said non-volatile memory including protection data, said protection data being intended to be used for authorizing/denying access to protected data in said non-volatile memory by said microprocessor under execution of a program, said method includes the steps of:

- using at least an authorized access to modify protected data in said non-volatile memory,
- protecting the access to said protected data in non-volatile memory by modifying

protection data in order to deny said access.

Brief Description of the Drawings

The invention is described hereafter in detail in reference to the diagrammatic figures wherein:

Fig. 1a and 1b illustrates devices according to the state of the art;

Fig. 2 illustrates a chip according to the invention;

Fig. 3 illustrates a schematic programmable non-volatile memory according to the invention;

Fig. 4 illustrates a chip according to a preferred embodiment of the invention.

Description of embodiments

Figure 1a shows a device DEV according to the state of the art. Such a device DEV is intended to recover a content from a media VCM. Said content can be a received signal, data from a disc... Said media can be a network (satellite, terrestrial, cable, wireless...), a DVD, Flash Cards, the hard disk of personal video recorders... Said device can be a Set Top Box, a TV receiver, a DVD player, a connected home server, a portable audio player, a mobile phone...

Said device DEV includes at least a chip CHP including at least a microprocessor MP with a program PRO to process content recovered from said media VCM. Generally, processed content is then transmitted to exploitation means EXP. These exploitation means EXP enables, for example, the display of processed data as images. Said exploitation means EXP can indifferently be included in said device or be external to said device.

In the state of the art, said device DEV includes generally a security-dedicated part implemented as a conditional access system detached from said chip CHP. On the example

presented on figure 1, such a conditional access system is represented by a smart card reader SCR able to read a smart card SC with the help of a microprocessor CMP.

Figure 1b shows an other implementation according to the state of the art: a removable security module SCR is plugged into the device as a security-dedicated part. It receives scrambled content from the media VCM, decipher them and then send them to content processing means. In the state of the art, the main chip CHP including processing means is sold to be implemented in said device DEV without any integrated protection. In this general case, data received and controlled by security-dedicated part need to be sent to un-protected main chip. Such communications can be listened via, for example, a bus serving to test the chip CHP. Moreover, such bus can take the control of any microprocessor implemented on said main chip CHP. Security of the system is then no more assured. This is a crucial problem when content that needs to be protected is processed inside the chip CHP. The purpose of the invention is to enable such a chip CHP to have integrated protection. According to figure 2, the invention proposes that the chip CHP includes at least an integrated non-volatile programmable memory, called non-volatile memory NVM, said non-volatile memory NVM including protection data ADA and protected data PDA, said protection data being intended to be used for authorizing/denying access to said protected data PDA by said microprocessor MP under execution of a program PRO.

Figure 3 illustrates the principle of a content of a non-volatile memory according to the invention.

Said programmable non-volatile non-volatile memory can be flash memory, programmable read-only memory (PROM), non-volatile random access memory (NVRAM), magnetic random access memory (MRAM), one-time programmable memory... The non-volatile memory shown on figure 3 can be an independent programmable non-volatile memory or a part of a partitioned programmable non-volatile memory. A single memory as presented on figure 3 can implement several embodiments according to the invention and presented below or can be dedicated to implement a single embodiment.

According to principles of the invention, protection data ADA are stored in a first address AD1 of a non-volatile memory NVM. Said protection data ADA then protect an access to an address AD2 including protected data PDA in said non-volatile memory NVM. Said access can be in reading or in writing or both, as it will be presented in the following.

Several embodiments using protection data and protected data according to the invention are proposed in the following figures and tables. These embodiments are given to enable a man skilled in the art to understand, reproduce and use the invention but other kinds of protection data and of protected data in the different addresses can be modified while staying in the scope of the invention.

Examples of protection data ADA:

In a first embodiment, each value that can be taken by said protection data PDA has a specific meaning for the program PRO of said microprocessor MP: access to given protected data PDA stored in an address or several addresses AD2, known by said program PRO, authorized or denied or authorized under condition.

In a first simple implementation of the protection data according to this first embodiment, the protection data stored in an address AD1 can take two values: 0 and 1. For example, 0 corresponds to authorized access and 1 to non-authorized access.

Address AD1	Values	Name of protection data
1 bit:	0/1	ACCESS_CONTROL

Thus, if the value is 0, the access to address(es) AD2 is available. In this case, if the value is 1, the access is refused. The address AD2 is then secured. Advantageously, the protection can only be increased. In this example it means that the ACCESS_CONTROL bit can only be set from 0 to 1. It is of course also possible according to the invention to allow access to address AD2 for a bit set to 1 and to forbid such access for a bit set to 0. Each access is defined as being in writing, in reading or both and is defined relative to one or several given addresses AD2. Several examples of protected data PDA (data, program, options...) in address AD2 will be given in the following.

An advantageous implementation of protection data PDA uses a password check. It allows an intermediate manufacturer (like a final device manufacturer or a broadcaster) to keep the possibility to access to some data and/or program or options with a first level of protection against piracy using password. In this case protection data are coded with two bits.

An example of such an implementation is given in the table below:

Address AD1	Values	Name of protection data
2 bits:	0:0 / 0:1 / 1:X	ACCESS_CONTROL
Y bits:		SAVED_PASSWORD

In such an embodiment with a password control, the ACCESS_CONTROL bits are used to define a protection level: authorized access or not.

If value = 0:0, accesses to data stored in addresses AD2 are authorized, said addresses AD2 and then said non-volatile memory and consequently said chip are unprotected. It is possible to read and write the Y bits of SAVED_PASSWORD.

If value = 0:1, the non-volatile memory and then the chip are protected by password. It is no more possible to read nor write the Y bits SAVED_PASSWORD. To realize the password control, the non-volatile memory is for example, connected to a register of Y bits. It is possible to write a password of Y bits ENTERED_PASSWORD in this register. This password is then compared to the password saved in the non-volatile memory in an address AD1 named SAVED_PASSWORD. This comparison can use simple random logic consisting of simple inverters, AND gates, and OR gates.

Two cases are then possible:

The password written in the register is correct, which means that ENTERED_PASSWORD and SAVED_PASSWORD are identical. Accesses to data stored in addresses AD2 is authorized which means that the non-volatile memory is in a non-protected mode.

5 The password written in the register is not correct. Accesses to data stored in addresses AD2 are not authorized, which means that the non-volatile memory is in a protected mode.

Said address SAVED_PASSWORD can be read or written as long as the non-volatile memory is in an unprotected mode and can be neither read nor written as soon as the chip is protected by password or by hardware.

If value = 1:X, X being 0 or 1, the access to addresses AD2 is protected by hardware.

10 Again, the protection level can only be raised, never decreased. It is then not possible to go from 1:X to 0:X or from 0:1 to 0:0. Such a feature is realized using a one-way state machine. A state machine defines effectively different states that can be taken in a given and fixed order. States can be ordered to realize a loop: once the last state of a list of states is reached, the first state of the list is the following state or states can be ordered in an open way. In this case, a
15 one-way state machine is obtained as it is only allowed to respect a given order within states and as once the last is reached it is no more possible to change the state.

In a second embodiment, a protection data ADA stored in an address AD1 defines an address limit under which, access to said non-volatile memory NVM is forbidden, said protection data being modifiable only to be increased. It is recalled that said access can again be defined in
20 writing, in reading or in both for a given microprocessor.

For example, the last filled address AD1 of the non-volatile memory NVM contains a value named READ_AND_WRITE_LIMIT as protection data ADA. All addresses AD2 smaller than this value READ_AND_WRITE_LIMIT can be neither read nor written by a microprocessor MP. Protected data PDA are defined by any data stored in addresses smaller than this value
25 READ_AND_WRITE_LIMIT. All addresses greater than this value can be read or written by said microprocessor. The value stored in AD1 can be read. It can also be written but only if the new value is bigger than the old one. By the way, the protection can only be increased as the address limit READ_AND_WRITE_LIMIT can only be increased.

In another example, the last address AD1 of the non-volatile memory NVM contains a reading limit READ_LIMIT and/or a writing limit WRITE_LIMIT. All addresses smaller than READ_LIMIT
30 cannot be read by said microprocessor. All addresses equal to or greater than this value can be read by said microprocessor. All addresses smaller than WRITE_LIMIT cannot be written by the said microprocessor. All addresses greater than this value can be written by said microprocessor.

35 READ_LIMIT and WRITE_LIMIT can be read and can be modified by a microprocessor but only if the new values are bigger than the old ones. Thus, the protection level can only be increased and the portion of the non-volatile memory NVM that is protected is larger and larger.

In this second embodiment, addresses for which access is controlled are the addresses AD2 that are smaller than the value stored in AD1.

Examples of protected data PDA in non-volatile memory:

As seen hereinabove, the protection data in addresses AD1 aims the protection of an access for writing and/or for reading to others addresses AD2 of the non-volatile programmable memory NVM for a given microprocessor. Protected data PDA are stored at said addresses AD2. Below, examples of protected data PDA that can be stored in protected address AD2 will be presented.

A first kind of protected data PDA can be a feature data that defines the state of a feature of the chip CHP. Here generally the access controlled by said protection data ADA stored in an address AD1, is an access in writing by a microprocessor in address AD2. The microprocessor can read the feature data but its access in writing is authorized or not by protection data ADA.

The feature can be an option implemented on said chip CHP and the feature data consequently gives the authorization or not to use the option. Examples of such options are the ones that are generally implemented under the condition of a payment of a license. For example, SECAM, MACROVISION, ICAM, CCIR_OUTPUT are such kind of options. Means to realize such options can then be implemented in all chips during manufacturing and their use can be enabled or disabled afterwards by implementing of protection levels controlled by protection data ADA as proposed by the invention. The implementation of all means to realize these options in all chips and the final customization according to the choice of the manufacturer of the final device or of the broadcaster allow to realize cost saving regarding the development and manufacture of said chip. As a matter of fact a single version of the chip can be prepared. The chips are customized at a final production stage. This flexibility is original. In the table below are represented four addresses AD2 storing protected data PDA serving for the selection of options named in third column by taking the values in second column.

Address AD2	Values	Name of feature
1 bit:	0/1	ENABLE_SECAM
1 bit:	0/1	ENABLE_MACROVISION
1 bit:	0/1	ENABLE_ICAM
1 bit:	0/1	ENABLE_CCIR_OUTPUT

According to the value of the bit for each of the four addresses AD2, the CCIR_OUTPUT feature can be rendered available or not, the ICAM feature can be enabled or not, the processing means implemented on chip CHP can add or not MACROVISION copy protection on an output of processing means, the processing means implemented on chip CHP can produce or not SECAM output. Then the access for changing these values is authorized or not by corresponding protection data ADA stored in an address AD1.

The control of options is then offered under the control of protection data ADA as presented in said first embodiment of the invention. Preferentially, a single bit of protection data ADA stored

in an address AD1 protect the set of options. Nevertheless, several protection data ADA stored in addresses AD1 can also protect separately each of the above-presented addresses AD2.

The feature protected by protection data ADA can be any means allowing an external connection of the chip CHP. The invention allows enabling and disabling such means by feature data controlling their states: active or not. Such means are presented below.

Boot mode of a microprocessor:

Thanks to the invention, a microprocessor can have a small program called first boot mode stored in a small part of any memory on the chip to realize its first boot from an external memory. For example, an EEPROM external to the chip and/or external to the final device (if the chip is already implemented in such a device) can be used as external memory. The broadcaster can then download from this external memory a new boot program that can be customized at will. The activation of said first boot mode internal or external is realized by the microprocessor by reading an address AD2 where a feature data is stored (see example and table hereinafter). Effectively, the invention allows disabling or enabling the activation of the first boot mode to download a boot program by the modification of a protected data PDA stored in an address AD2 defining the boot mode (external or internal). Protection data ADA as defined in the first embodiment of the invention stored in an address AD1 then control the access in writing in protected feature data ADA defining the boot mode. Once such activation of the first boot mode is disabled by change in address AD2 from 'external boot' to 'internal boot', and once the access for writing in address AD2 is non-authorized by protection data ADA in an address AD1 according one of the cited embodiments, the access for writing in address AD2 is no more possible and the 'external' boot mode is no more possible. The boot is then realized from a memory internal to the chip and where the new boot program has been stored.

Connections allowing access to the internal of the chip:

Connections of said chip to external sources can be disabled according to the invention. JTAG, EJTAG, debug interfaces can allow an external user to control or listen the internal operation of the chip and the invention is particularly interesting for such features. The state (active or not active) of such a feature is defined by a protected data PDA stored in an address AD2 (see table hereinafter). The access for writing in this address AD2 is controlled by protection data ADA according to the first embodiment of the invention.

This is a new function regarding the state of the art where these connections, mainly used for manufacturing or debugging issues are generally physically suppressed for security reasons causing inherent drawbacks concerning, in particular, the test of the chip. The invention allows to keep such connections for testing the chip and/or the device, and then to disable it in a non-reversible way. This disabling can be realized by simple programming and until the commercialization of the final device.

Authorization to write in program and data for the operation of the microprocessor:

The writing in addresses of said non-volatile memory NVM can also be forbidden by storing in an address AD2 a value READ_ONLY as a protected data PDA under which addresses cannot be written. Said value READ_ONLY can be modified as long as corresponding protection data ADA allow the access to modify said protected data PDA.

5 Protection data ADA according to the second embodiment can be used in order to protect a second kind of protected data PDA including program and data stored within the chip. For example, after a downloading of programs and data for a microprocessor, the invention further allows to control access to said downloaded programs and data. This is particularly advantageous for a chip wherein program and data dedicated to a conditional access system are downloaded in
10 said chip itself. Effectively, thanks to the invention, a secured conditional access unit can be integrated on the chip itself. Effectively, according to a preferred embodiment of the invention as represented on figure 4, it is possible to have a conditional access unit CAS inside the chip CHP itself. Effectively the invention allows having a protection in order to avoid the reading of program and data dedicated to a secured operation of a conditional access unit CAS. Such a
15 feature is essential if a conditional access unit is wished to be implemented inside the chip.

Generally a conditional access system CAS includes a dedicated microprocessor CMP. Effectively the main microprocessor having large program and data that cannot be efficiently secured. That is why, generally, another microprocessor is dedicated to this function. An example of such a microprocessor commonly used in smart card system has the Intel 80c51 instruction
20 set. This kind of microprocessor is advantageously implemented on the chip according to the invention. To program this microprocessor CMP, the broadcaster is free, according to the invention, to choose any programs it wants: algorithms used to decrypt the management messages (ECM and EMM messages for example), encryption algorithms and is then free to choose which security features it wants to implement in the conditional access unit CAS. The
25 commonly used AES or Triple-Des algorithms to decrypt ECM messages, the commonly used RSA algorithm or elliptic curves with a system of public-private keys... can then be downloaded as long as downloading means are activated by feature data as presented above. Advanced features as pay per view, parental control... can then be managed according to the downloaded program. An advantage of the invention is to render such choices possible without losing security as, once
30 said algorithms are stored, protection data ADA according to the second embodiment of the invention gives the possibility to un-authorize access to said program and data in reading and/or writing by storing at least a limit value in address AD1 under which reading and/or writing is forbidden. Here, the control of access concerns accesses of a main microprocessor and not accesses of the conditional access microprocessor that have to make any read and write accesses
35 to the non-volatile memory where conditional access program and data are stored. Effectively in the lowest address, one or more keys are stored and at the upper addresses the decrypted access rights are stored. Access rights gives data to know for which programs the conditional

access microprocessor will accept to provide a descrambling key and the main microprocessor needs such data, it has consequently the right to read them. Then, the main microprocessor, thanks to an implementation of protection data ADA according to the second advantageous embodiment of the invention, can neither read nor written the lowest addresses and can read but cannot write the upper address where access rights are stored.

Advantageously, an additional internal SRAM memory is used for storing intermediate results during algorithm calculation. By construction, this last SRAM memory cannot be read or written by the main microprocessor, which means that there is no connection between this memory and the main microprocessor: this SRAM has a connection only with the conditional access microprocessor.

The preferred embodiment that can be used in combination or in juxtaposition with other embodiments according to the invention is particularly convenient for Set Top Box devices that advantageously have a conditional access system.

An example of combination of the different presented embodiments is hereinafter presented in the case of a Set Top Box device. In this example, as described on figure 4, the main chip CHP includes, at least a microprocessor MP, a flash memory NVMS that can be partitioned. Said microprocessor MP is for example a processor having a MIPS instruction set. Advantageously, said flash memory NVMS is not connected directly to a microprocessor-bus but simple random logic is inserted between the microprocessor-bus and the flash memory in order to strongly secure the environment.

In the upper addresses of the flash memory NVMS are stored protection data ADA that can be grouped in three groups: Access_Control_Group, MIPS_Protection_Group, Selection_Options_Group

The Access_Control_Group is constituted of the addresses AD1 presented in following table.

Address AD1	Values	Name of protection data
1 bit	0/1	Selection_Options_ACCESS_CONTROL
2 bits:	0:0 / 0:1 / 1:X	MIPS_Protection_ACCESS_CONTROL
Y bits:		SAVED_PASSWORD

X being 0 or 1 and Y the number of bits on which is coded the password SAVED_PASSWORD.

According to the above-presented embodiments, the protection data corresponding to MIPS_Protection_ACCESS_CONTROL allows or not the access in writing to the MIPS_Protection_Group by the main microprocessor. Protected data of said MIPS_Protection_Group are defined in the table below:

Address AD2	Values	Name of protected data/feature
1 bit:	0/1	BOOT_MODE
1 bit:	0/1	DISABLE_BUS

Z bits		READ_ONLY
--------	--	-----------

Features attached to these protected data have been presented above. For example, the value of BOOT_MODE being 0, the boot can be done from an external memory, the value of BOOT_MODE being 1, the boot is realized from an internal non-volatile memory, for example, from the integrated non-volatile memory of the invention where a downloaded boot program has been stored.

Advantageously the non-volatile memory including said microprocessor program can be connected directly to the microprocessor or simple random logic (also called glue logic) can be inserted between a microprocessor connection bus and the non-volatile memory in order to secure the connection.

Then, for example, the value of DISABLE_BUS being 0, a concerned connection bus could be used as connection means to test the chip or the final device and to charge any wanted program and data at will. Then, if the value of DISABLE_BUS is 1, said connection bus cannot be used anymore. The value of the protected data DISABLE_BUS is then not accessible anymore by changing the associated protection data ADA that is according to the first embodiment of the invention. Any downloading and/or connection means can then be protected in such a way according to the invention.

The above protected data can be changed only if the non-volatile memory is in a non-protected mode according to the value stored in address AD1, which means, if the non-volatile memory is un-protected (MIPS_Protection_ACCESS_CONTROL=0:0) or if the non-volatile memory is protected by password (MIPS_Protection_ACCESS_CONTROL=0:1) with a valid password entered.

The protection data corresponding to Selection_Option_ACCESS_CONTROL allows or not the access in writing to the Selection_Options_Group by the main microprocessor. Protected data of said Selection_Options_Group are defined in the table below:

Address AD2	Values	Name of protected data/feature
1 bit:	0/1	ENABLE_SECAM
1 bit:	0/1	ENABLE_MACROVISION
1 bit:	0/1	ENABLE_ICAM
1 bit:	0/1	ENABLE_CCIR_OUTPUT

For example, the protection of the non-volatile memory (defined by MIPS_Protection_ACCESS_CONTROL) is here chosen to have no influence on this group. Only the value of Selection_Options_ACCESS_CONTROL is considered.

The chip of the example also includes a programmable non-volatile memory NVMC or a part NVMC of a programmable non-volatile memory dedicated to a conditional access unit is implemented on the chip. Said non-volatile memory NVMC includes two parts NVMC1 and NVMC2 where are respectively stored the program and data for the functioning of the conditional access

microprocessor CMP. Said part NVMC1 and NVMC2 includes protection data ADA according to the second embodiment of the invention in their highest addresses.

The invention also concerns a method to customize and protect a chip according to the invention. Said method uses a chip including at least an integrated non-volatile programmable memory, said non-volatile memory including protection data, said protection data at least
5 defining a protection level for an access to said non-volatile memory, said protection data being programmable only in order that the protection level is increased.

The first step is to use at least a non-protected access to modify data in said non-volatile memory, the second step being to protect the access to said data in non-volatile memory by
10 increasing protection level for said access by modifying protection data. As critical features can be protected according to the invention a protected chip is then obtained by the method of the invention. Such a protected chip is advantageously intended to be implemented in a device dedicated to be connected to a media, including at least a microprocessor for processing data recovered from said media. For example said microprocessor controls coding/decoding means
15 intended to process audio/video data.

Effectively, according to the invention, values of protection data may be changed and consequently the protection can be increased during the process of manufacturing of the final protected chip. An example of a method to customize a chip is presented below. Said protection data can be implemented in one or several programmable non-volatile memories in a same chip.
20 A way to exploit the chip described in the above-proposed example of a chip is then presented in order to obtain a fully protected chip. An example of a chain of events using the two steps of the method in different circumstances is then presented below. A broadcaster that wishes to fabricate customized and secured final devices advantageously uses said chain of events on the chip itself or, even, on the chip implemented in said final device. The final device manufacturer or
25 the broadcaster only need means to program chip to implement a method to obtain a protected chip according to the invention.

The chip is delivered not protected to the final device manufacturer or to the broadcaster with a default boot mode from an external memory (BOOT_MODE=0). Any memory intended to become a non-volatile memory of the invention integrated on the chip is not yet protected and
30 access to it is authorized. The final device manufacturer or broadcaster has then to do the following software manipulations:

- Program the conditional access microprocessor CMP program PRG in a part NVMC1 of a non-volatile memory NVMC of the conditional access unit CAS. In this program all software for having a customized and complete conditional access system is included. For example, the
35 broadcaster is free to choose which encryption algorithm (RSA or other) will be used for this purpose.

- Protect this conditional access microprocessor CMP program by programming a protection data ADA that is a value in the highest address of part NVMC1 of said part NVMC1 of the non-volatile memory to forbid a main microprocessor MP to read or write the lowest addresses of this program. This protection of the non-volatile memory NVMC including conditional access program is realized according to the second embodiment. Said part NVMC1 is then a non-volatile memory NVM according to the principle of the invention as illustrated on figure 3.

- Program the conditional access microprocessor CMP data DAT in a part NVMC2 of a non-volatile memory NVMC of the conditional access unit CAS. A deciphering key (RSA or other) is introduced in the lowest addresses allocated for these data.

- Protect this part NVMC2 of the memory according to the invention by storing a protection data ADA in the highest addresses of said part NVMC2 in order to forbid the main microprocessor to read or write at the lowest addresses of said memory where the deciphering key is stored and also in order to forbid the main microprocessor to write at the addresses where the subscriber's rights are stored. This protection of the non-volatile memory including conditional access data is realized according to the second embodiment of said protection data. Said part NVMC2 is then a non-volatile memory NVM according to the principle of the invention as illustrated on figure 3.

- Program a programmable non-volatile memory called secured memory NVMS, integrated on the chip by downloading from an external memory using the external boot mode. A connection BUS can realize said downloading. Depending on the size of the secured memory NVMS integrated on the chip, either the full program of the device, either only a small boot loader is stored in this memory NVMS. This boot loader can check at the startup of the device that the other pieces of the program, stored externally to the chip, have not been modified by a hack. In that purpose, it can implement a signature check of the external program such as for example the digital signature standard (DSS), ElGamal signature, Bos-Chaum signature, Lamport signature...

- Set different feature data of the MIPS_Protection_Group in high addresses of said secured memory NVMC: boot from internal non-volatile memory (BOOT_MODE=1), deactivation of connection bus (DISABLE_BUS=1), restriction of the authorization in writing in said secured memory to protect the downloaded boot program (READ_ONLY=address limit).

- Set different feature data of the Selection_Options_Group in high addresses of said secured memory NVMS: ENABLE_SECAM, ENABLE_MACROVISION, ENABLE_ICAM, ENABLE_CCIR_OUTPUT. As seen hereinabove, these options are then protected according to the first embodiment of the invention independently to the feature data of the MIPS_Protection_Group.

- Protect said secured non-volatile memory NVMS by changing protection data Selection_Options_ACCESS_CONTROL and MIPS_Protection_ACCESS_CONTROL of the Access_Control_Group in the highest addresses of said secured memory NVMS. The password

can be used to have a first security, for example, in the case where the final device manufacturer delivers the final device to the broadcaster with a password check (MIPS_Protection_ACCESS_CONTROL=0:1) in order that the broadcaster still can activate a connection bus in order to test the final device.

5 Once protected, there is no possibility by anyway to remove the protection from the chip. The decrease of said protection is no more possible.

 With the invention, the chip manufacturer only know the tools to create the conditional access system and to create the secured memory but neither the algorithms neither the keys have to be known from said chip manufacturer.

10 In case of need of supplementary protection, a smart card can also be implemented in relation with main chip. Said smart card can be locked with the protected main chip by a public-private keys system.

 A complete set of tools allowing several levels of protection and several combination and juxtaposition of protection levels is then provided according to the invention. A single block of
15 programmable non-volatile memory can provide one or several of the presented embodiments, implementations and applications in independent ways or in combination as explained hereinabove. Then the invention answers to request of having protection means on the chip itself. Moreover, the invention goes further by proposing customizable protection means.

 This is a supplementary security for the broadcaster and the final device manufacturer. This
20 is also an advantage for the chip manufacturer, which does not have to introduce specific confidentiality procedures in its factories and along its logistic chain.

Claims:

1. A chip for processing a content, comprising at least a microprocessor, characterized in that said chip includes an integrated non-volatile programmable memory for storing protection data and protected data, said protection data being intended to be used for authorizing/denying access to said protected data by said microprocessor under execution of a program.
2. A chip according to Claim 1, wherein said protection data are only modifiable so as to increase the protection.
3. A chip according to one of the Claims 1 or 2, wherein said protection data include a password, said access being authorized/denied through a password check.
4. A chip according to one of the Claims 1 to 3, wherein said protected data include data to activate/deactivate an optional feature of the chip.
5. A chip according to Claim 4, wherein said optional feature is a connection to an external device for downloading program and/or data from said external device.
6. A chip according to Claim 4, wherein said protected data include data to activate/deactivate an external boot program for said microprocessor, said external boot program including instructions for downloading a new boot program for said microprocessor from an external memory.
7. A chip according to one of the Claims 1 or 2, wherein said protection data include a value defining an address limit from which the data stored in said memory are protected data and access to such protected data is denied.
8. A chip according to Claim 7, wherein said protected data include programs and data for operating a conditional access dedicated microprocessor.
9. A device intended to recover a content from a media and to process said content, said device including a connection to said media and a chip as claimed in claims 1 to 8.
10. A device as claimed in Claim 10, intended to process encrypted video/audio data.

11. A method for obtaining a protected chip including at least a microprocessor, said method using a chip as claimed in one of the Claims 1 to 8, said method including the steps of:

- using at least an authorized access to modify protected data in said non-volatile memory,
- protecting the access to said protected data in non-volatile memory by modifying protection data in order to deny said access.

"Chip integrated protection means"

Abstract:

5 The invention relates to a chip for processing a content, comprising at least a microprocessor.
Said chip includes an integrated non-volatile programmable memory for storing protection data
and protected data, said protection data being intended to be used for authorizing/denying
access to said protected data by said microprocessor under execution of a program.

10 The invention allows to protect program and data dedicated to a chip integrated conditional
access system and to protect features as external connections and downloaded data directly on the
chip.

FIG.3

1/2
/




FIG.1a




FIG.1b




FIG.2

2/2




FIG.3




FIG.4